

Zheng Yu

zheng.yu@northwestern.edu | [Personal Homepage](#)

EDUCATION

Northwestern University

Ph.D. Student, Computer Science Department

Evanston, IL

Sept 2022 - Present

Shanghai Jiao Tong University

Bachelor of Computer Science, Member of ACM Class

Shanghai, China

Sept 2018 - June 2022

Yali High School

High School Student, focused on Algorithmic Competition

Changsha, China

Sept 2015 - June 2018

EXPERIENCE

Project Mentor

Google Summer of Code 2022

Apr 2022 – Oct 2022

- Mentored the Qiling Improvements projects.
- Provided guidance to developers on the project.

Software Security Engineer

JD.com, Inc.

June 2021 – May 2022

JD Security

- Member of the security team focusing on MCU firmware emulation.
- Core developer of Qiling, a binary analysis framework.

Research Assistant

Southern University of Science and Technology

Feb 2021 – April 2021

Advised by: Yinqian Zhang

- Worked on the design of remote attestation protocols for distributed TEE systems.
- Developed and improved the RISC-V trusted computing platform keystone-enclave.

Undergraduate Research Assistant

Sustainable Architectures and Infrastructure Laboratory (SAIL)

July 2020 – June 2022

Advised by: Chao Li

- Researched data center systems, architecture design, and cloud computing power management.
- Received high praise from Prof. Chao Li, noting my potential for graduate studies.

Website Operation

Network & Information Center, Shanghai Jiao Tong University

Sept 2019 – Sept 2021

- Developed and maintained the Course Grade system for Zhiyuan College.
- Responsible for the maintenancex' of SJTU's Online Judge platform.

Teaching Assistant

Programming Design Course (CS151), Shanghai Jiao Tong University

June 2019 – Sept 2019

- Designed programming assignments and course projects.
- Recognized by students for my helpfulness and responsibility.

PUBLICATION

- GPTFUZZER: Red Teaming Large Language Models with Auto-Generated Jailbreak Prompts - *Jiahao Yu; Xinwei Lin; **Zheng Yu**; Xinyu Xing*
- CAMP: Compiler and Allocator-based Heap Memory Protection - *Zhenpeng Lin; **Zheng Yu**; Ziyi Guo; Simone Campanoni; Peter Dinda; Xinyu Xing* (USENIX Security 2024)
- FIRST: Exploiting the Multi-Dimensional Attributes of Functions for Power-Aware Serverless Computing - *Lu Zhang; Chao Li; Xinkai Wang; Weiqi Feng; **Zheng Yu**; Quan Chen; Jingwen Leng; Minyi Guo; Pu Yang; Shang Yue* (IPDPS 2023)
- Reversing MCU with Firmware Emulation - ***Zheng Yu**; KAI JERN LAU; MuChen Su; Anh Quynh NGUYEN* (BlackHat Europe 2022)

ACADEMIC SERVICE

Journal Reviewer <i>IEEE Transactions on Dependable and Secure Computing</i>	2024
Artifact Committee Member <i>International Symposium on Software Testing and Analysis (ISSTA)</i>	2024
Artifact Committee Member <i>USENIX Security Symposium (USENIX Security)</i>	2024
Program Committee Member <i>International Conference on Edge Computing and IoT (ICECI)</i>	2024
Journal Reviewer <i>High-Confidence Computing Journal</i>	2023, 2024
Artifact Committee Member <i>ACM SIGSAC Conference on Computer and Communications Security (CCS)</i>	2023
Journal Reviewer <i>PeerJ Computer Science Journal</i>	2023

HONORS & AWARDS

5th at Defcon 23 CTF Finals <i>StrawHat Team</i>	DEFCON 2023
7th at Defcon 22 CTF Finals <i>StrawHat Team</i>	DEFCON 2022
Outstanding graduates <i>Outstanding Graduate of Shanghai Jiaotong University</i>	SJTU 2022
Zhiyuan Honor Scholarship <i>Top 2% in SJTU</i>	SJTU 2018, 2019, 2020, 2021
The 35nd China National Olympiad in Informatics <i>Silver Medal (top 100)</i>	CCF 2017

PROJECTS

Qiling <i>MCU, Python</i> <ul style="list-style-type: none">• Add MCU emulation module to the project, which can emulate MCUs from three top vendors.• Add support for Cortex-M and RISC-V architectures.• Support fuzzing test of MCU firmware using afl.	[Link]
Pymx <i>Compiler, Python</i> <ul style="list-style-type: none">• Pymx is a compiler written in Python3 for compiling a Java-like language.• Supports compile the source code into rv32im assembly code.• Implemented many optimization methods, including global value numbering, dead code elimination, and SSA.• The performance of the assembly code generated by the compiler is better than that generated by gcc with O1.	[Link]
RV32-CPU <i>FPGA, Verilog</i> <ul style="list-style-type: none">• This project is a RISC-V CPU with Tomasulo algorithm implemented in Verilog HDL,• The project works fine at 100M on the fpga and it did not show any errors during the experiment.• Supports many useful features, include out-of-order execution, instruction cache, load buffer, etc.• All the code of this project is original, not borrowed from any project.	[Link]

TECHNICAL SKILLS

Languages: Chinese(Native), English(Fluent)
Programming Languages: C/C++, SQL, Python, Java, Golang, Javascript, Rust, Verilog
Frameworks: MySQL, Redis, Hadoop, Spark, Angr, Unicorn, IDA, Qiling, Ghidra
Developer Tools: Git, VSCode, Emacs, Docker, Vivado, Android Studio
Hardware: STM32, Arduino, NXP, FPGA